Initializing Verilog environment...